


## FACULTY PROFILE

<b>1.</b>	<b>Name</b>	<b>:</b>	PradeepKumar S K		
<b>2.</b>	<b>Date of Birth</b>	<b>:</b>	13 Nov 1987		
<b>3.</b>	<b>Highest Qualification.</b>	<b>:</b>	M.Tech		
	<b>Specialization</b>	<b>:</b>	VLSI Design and Embedded System		
<b>4.</b>	<b>Academic Performance</b>	<b>:</b>	(High School to Highest Qualifications)		
	<b>Qualifications</b>	<b>Board / IIT / University</b>	<b>Institute and place where studied</b>	<b>Year of passing</b>	<b>Class &amp; % marks</b>
	SSLC	KSEE Board	Govt Boys Junior College, Tiptur	2003	FC/80.35
	PUC /10+2/Dip	KDPU Education	DVS Composite PU College, Shimoga	2005	FC/71.78
	UG Degree	VTU, Belgaum	KIT, Tiptur	2009	FC/63.00
	PG Degree	VTU, Belgaum	CMR Institute of Technology, Bangalore	2011	FC/69.19
<b>5.</b>	<b>Date of Joining</b>	<b>:</b>	19 Sep 2011		
<b>6.</b>	<b>Status as on date of Joining</b>	<b>:</b>	Lecturer		
<b>7.</b>	<b>Salary as on date of Joining</b>	<b>:</b>	Rs.20,450/-		
<b>8.</b>	<b>Present Status</b>	<b>:</b>	Assistant Professor		
<b>9.</b>	<b>Salary as on date</b>	<b>:</b>	Rs.32,656/-		
<b>10.</b>	<b>Number of promotions since date of joining</b>	<b>:</b>	01		

### 11. Achievements since date of joining:

a) Faculty Development / QIP	<b>:</b>	15
b) Research & Development	<b>:</b>	01
c) No. of Publication (List)	<b>:</b>	02
d) Presentation Award	<b>:</b>	--
e) Books / Monograph (List)	<b>:</b>	--
f) Conference Seminars (List)	<b>:</b>	International – 04, National - 02
g) Extra curricular activities*	<b>:</b>	--
h) Administrative Work	<b>:</b>	--

FD-Faculty Development, R&D-Research and Development

**Note:** \*Activities listing, follow University classification.

Publication Date	Name, title of the Paper, N/I Journal, pages, year, also list here the Books and Monographs	
CAY 2021-22	---	
CAYm1 20-21	---	
CAYm2 19-20	---	
CAYm3 18-19	---	
CAYm4 17-18	<p>“Fewer cost and superior functioning architecture of VSLI premeditated with Multiplication of Montgomery”, International Journal of VLSI &amp; Signal Processing DOI: 10.14445/23942584/IJVSP-V4I3P102 SSRG - IJVSP Journal Volume 4 Issue 2</p>	International Journal

CAYm5 16-17	<b>“High Speed and Resource Efficient Systolic Architecture for Matrix Multiplication using FPGA”</b> GRD Journals- Global Research and Development Journal for Engineering   Volume 1   Issue 5   April 2016 ISSN: 2455-5703	International Journal
CAYm6 15-16	---	
CAYm7 14-15	---	
CAYm8 13-14	---	
CAYm9 12-13	---	
CAYm10 11-12	---	
<b>Conference / Seminar/W/s</b>	<b>Name, title of the paper, Conference / Seminar, venue and date</b>	
CAY 2021-22	<b>6-Day</b> online FDP on “ <i>Current Era – A Technology driven Digital Transformation in Industry 4.0</i> ” from 30/08/2021 to 04/09/2021, organized by Department of ISE, SJB Institute of Technology, Bengaluru.	FDP
	<b>5-Day</b> FDP on “ <i>Digital VLSI Design and Verification</i> ” organized by Department of ECE, Bangalore Institute of Technology in association with Entuple Technologies and IEEE-BIT CAS from 23rd to 27th August 2021.	FDP
	<b>One Week</b> Online Faculty Development Program on “ <i>Introduction to Microchip FPGA</i> ” from 19th to 23rd July 2021, organized by Department of Electronics & Communication Engineering, Bapuji Institute of Engineering and Technology, Davangere in association with Tecomic Components Pvt. Ltd. Bengaluru, ISTE Faculty Chapter BIET and IETE Shivamogga Center.	FDP
	<b>One Week</b> Online Faculty Development Program on “ <i>Data Analytics Using Artificial Intelligence &amp; Machine Learning</i> ” held during April 12 <sup>th</sup> -17 <sup>th</sup> , 2021 organized by Department of ECE, HKBK College of Engineering, Nagawara, Bengaluru.	FDP
CAYm1 20-21	<b>8 Week</b> Winter Online <b>IP Research Internship</b> from <b>Sep to Nov 2020</b> organized by VLSI System Design Corporation. <b>IP Designed:</b> “ <i>Design of 4KB Static RAM 1.8V (access time &lt;2.5ns) using OpenRAM and Sky130 node</i> ” <a href="https://github.com/pradeepsk13/vsdsram_sky130_1.8V">https://github.com/pradeepsk13/vsdsram_sky130_1.8V</a>	Research Internship
	<b>5-day</b> workshop on “ <i>RISC-V based SoC design using open-source</i> ”, an online cloud based workshop conducted by VSD from 27 - 31 May 2020.	Workshop
CAYm2 19-20	<b>“CAF Technique in Position Recognition for Wireless Application”</b> , 2020 International Conference on Recent Trends on Electronics, Information, Communication & Technology (RTEICT), 12-13 Nov. 2020, Bangalore, India. pp. 337-342, doi: 10.1109/RTEICT49044.2020.9315677.	International Conference
CAYm3 18-19	Participated in one day workshop on “Learning Effective Document Writing using Latex” at KIT, Tiptur, on 15th April 2019	Workshop
CAYm4 17-18	<b>“Less cost and superior operational architecture of VSLI designed with Multiplication of Montgomery”</b> .International Conference on Wearable Technologies , ICOWT-2017, Bengaluru, Karnataka, India,22nd to 23 <sup>rd</sup> June 2017.	International Conference
	<b>“Advances in Image Processing and Computer Vision Applications using Python and OpenCV”</b> at K.I.T.,Tiptur, from 11 <sup>th</sup> to 23 <sup>rd</sup> December 2017.	FDP
CAYm5 16-17	<b>“ASIC Realization and Performance Evaluation of 64×64 Bit High speed Multiplier in CMOS 45nm using Wallace Tree”</b> . IEEE International Conference On Recent Trends In Electronics Information Communication Technology, Bengaluru, Karnataka, India, May 19-20, 2017.	International Conference
	National Conference on Emerging Trends in Engineering Science and Management (NCESM-2016) held on <b>23<sup>rd</sup> to 24<sup>th</sup> March 2016</b> on paper titled “ <i>Systolic Architecture for integer point matrix multiplication using FPGA</i> ”, at SIET, Tumakuru.	National Conference

CAYm6 15-16	Workshop on “ <i>Analog and Digital IC Design using Cadence Tool</i> ” at KIT, Tiptur, from 5th to 6th April 2016	Workshop
	National Conference on Advancements in information Technology May 5th and 6th, 2015 on paper Titled,” <i>2D FIR filter using an improved addition and multiplication Techniques</i> ”, at JSSATE, Bangalore.	National Conference
	“ <i>Analog, Power, Embedded Systems and Wireless (IoT) hands on workshop</i> ” conducted jointly by Texas Instruments, Bangalore and STEPS Knowledge Service Pvt. Ltd., Coimbatore held during 11th to 14th July 2016 at REVA University, Bangalore	FDP
	International conference,” <i>2D FIR filter using an improved addition and multiplication Techniques</i> ”, in 2nd International conference ICRTSIV on 15th, 16th May 2015, Don Bosco Institute of Technology, Bangalore.	International Conference
CAYm7 14-15	Two Week ISTE Workshop on “ <i>Signals and Systems</i> ” conducted by IIT Kharagpur from 2nd to 12th Jan 2014, at Manipal Institute of Technology, Manipal.	Workshop
	“ <i>Analog and Digital VLSI Design using Cadence tools</i> ”, 28 <sup>th</sup> to 30 <sup>th</sup> April 2014, RIT, Hassan	Workshop
CAYm8 13-14	“ <i>Feel Teacher</i> “, Learning and Development intervention, from 28th to 30th Jan 2012, at KIT, Tiptur.	Workshop
	“ <i>VLSI design Lab using Open source</i> “, 24th, 25th July 2013, MSCE, Bangalore.	Workshop
CAYm9 12-13	“ <i>IEEE Explore digital Library User Awareness Programme</i> ”, Nov 7th 2012, at KIT, Tiptur.	Workshop
CAYm10 11-12	One Week CEP Short Term Course entitled “ <i>FPGA Prototyping in VERILOG</i> ,” IIT Kharagpur. June 24 <sup>th</sup> - 30 <sup>th</sup> , 2012.	STC

<b>Co &amp; Extra-curricular</b>	<b>Participation in Co and extracurricular activities (member of respective committees / office bearer / Group leader etc.)</b>	<b>Prizes / Awards</b>
	NIL	

## 12. Experience / Service before Joining:

Sl. No.	Name & Address of Organization / Institution	Post Held / Designation	Duration of service		Experience Y/M			
			From	To	T	R	Ind.	Total
01	LRDE, DRDO Bengaluru	Trainee Engineer	June 2010	May 2011		10M		10M

T – Teaching, R – Research, Ind. - Industry

## 13. Memberships of Professional Bodies:

Sl. No.	Name & Address of Organization / Institution	Date & Year of Registration	Membership Number
1	MISTE	2014	LM96709



Signature

**(PRADEEPKUMAR S K)**